

# High Performance Stereo Audio CODEC

---

## FEATURES

### System

- High performance and low power multi-bit delta-sigma audio ADC and DAC
- I<sup>2</sup>S/PCM master or slave serial data port
- 256/384Fs and USB 12/24 MHz audio system clocks
- I<sup>2</sup>C interface

### Stereo ADC

- 24-bit, 8 to 96 kHz sampling frequency
- 101 dB signal to noise ratio, -90 dB THD+N
- One pair of analog input with differential input option
- Low noise pre-amplifier
- Auto level control (ALC)
- Support analog and digital microphone

### Stereo DAC

- 24-bit, 8 to 96 kHz sampling frequency
- 110 dB signal to noise ratio, -85 dB THD+N
- Two pair of analog output with headphone driver and differential output option
- Line in to line out mixing
- Pop and click noise suppression

### Low Power

- 1.8V to 3.3V operation
- mW playback and record
- Low standby current


## APPLICATIONS

- Automotive
- Surveillance
- General Purpose


## ORDERING INFORMATION

ES8389 -40°C ~ +85°C  
3x3 QFN-24

### 1. BLOCK DIAGRAM




## 2. PIN OUT AND DESCRIPTION



Pin Name	Pin number	Input or Output	Pin Description
CCLK, CDATA, AD0/DMIC_SCL	3, 2, 1	I, I/O, I/O	I <sup>2</sup> C clock, data, address/DMIC clock
MCLK/DMIC_SCL/TDMIN	4	I/O	Master clock/DMIC clock/TDM in
SCLK	8	I/O	Serial data bit clock
LRCK	10	I/O	Serial data left and right channel frame clock
ASDOUT/AD1	11	O/I	ADC serial data output/I <sup>2</sup> C address
DSDIN	9	I	DAC serial data input
MIC1P/N MIC2P/N	24, 23 22, 21	I/O	Mic or line input MIC1P/N can be used as DMIC data and clock
LOUTP/N ROU TP/N	15, 16 13, 12	O	Differential analog output
PVDD	6	Analog	Power supply for the digital input and output
DVDD, DGND	5, 7	Analog	Digital power supply
AVDD, AGND	17, 18	Analog	Analog power supply
VMID	19	Analog	Filtering capacitor connection
ADCVREF, DACVREF	20, 14	Analog	Filtering capacitor connection
PGND	25	Analog	Package bottom plate ground

### 3. TYPICAL APPLICATION CIRCUIT



## 4. CLOCK MODES AND SAMPLING FREQUENCIES

The device supports standard audio clocks (32Fs, 64Fs, 128Fs, 256Fs, 384Fs, 512Fs, etc.) and USB clocks (12/24 MHz).

The device can work either in master clock mode or slave clock mode. In slave mode, LRCK and SCLK are supplied externally, and LRCK and SCLK must be synchronously derived from the system clock with specific rates. In master mode, LRCK and SCLK are derived internally from device master clock.

## 5. MICRO-CONTROLLER CONFIGURATION INTERFACE

The device supports standard I<sup>2</sup>C micro-controller configuration interface. External micro-controller can completely configure the device through writing to internal configuration registers.

I<sup>2</sup>C interface is a bi-directional serial bus that uses a serial data line (CDATA) and a serial clock line (CCLK) for data transfer. The timing diagram for data transfer of this interface is given in Figure 1a and Figure 1b. Data are transmitted synchronously to CCLK clock on the CDATA line on a byte-by-byte basis. Each bit in a byte is sampled during CCLK high with MSB bit being transmitted firstly. Each transferred byte is followed by an acknowledge bit from receiver to pull the CDATA low. The transfer rate of this interface can be up to 400 kbps.

A master controller initiates the transmission by sending a “start” signal, which is defined as a high-to-low transition at CDATA while CCLK is high. The first byte transferred is the slave address. It is a seven-bit chip address followed by a RW bit. The chip address must be 00100x, where x equals AD1 AD0. The RW bit indicates the slave data transfer direction. Once an acknowledge bit is received, the data transfer starts to proceed on a byte-by-byte basis in the direction specified by the RW bit. The master can terminate the communication by generating a “stop” signal, which is defined as a low-to-high transition at CDATA while CCLK is high.

In I<sup>2</sup>C interface mode, the registers can be written and read. The formats of “write” and “read” instructions are shown in Table 1 and Table 2. Please note that, to read data from a register, you must set R/W bit to 0 to access the register address and then set R/W to 1 to read data from the register.

Table 1 Write Data to Register in I<sup>2</sup>C Interface Mode

	Chip Address	R/W		Register Address		Data to be written		
start	0010 0 AD1 AD0	0	ACK	RAM	ACK	DATA	ACK	Stop




Figure 1a I<sup>2</sup>C Write Timing

Table 2 Read Data from Register in I<sup>2</sup>C Interface Mode

	Chip Address	R/W		Register Address		
Start	0010 0 AD1 AD0	0	ACK	RAM	ACK	
	Chip Address	R/W		Data to be read		
Start	0010 0 AD1 AD0	1	ACK	Data	NACK	Stop




Figure 1b I<sup>2</sup>C Read Timing

## 6. I<sup>2</sup>S/PCM/TDM INTERFACE

The device provides many formats of serial audio data interface to the input of the DAC or output from the ADC through LRCK, SCLK and SDIN or SDOUT pins. These formats are I<sup>2</sup>S, left justified, DSP/PCM and TDM. DAC input SDIN is sampled by the device on the rising edge of SCLK. ADC data is out at SDOUT on the falling edge of SCLK. The relationship of SDATA (SDIN/SDOUT), SCLK and LRCK with these formats are shown through Figure 2a to Figure 2h.




Figure 2a I<sup>2</sup>S Serial Audio Data Format




Figure 2b Left Justified Serial Audio Data Format




Figure 2c DSP/PCM Mode A Serial Audio Data Format




Figure 2d DSP/PCM Mode B Serial Audio Data Format




Figure 2e TDM I<sup>2</sup>S Serial Audio Data Format




Figure 2f TDM Left Justified Serial Audio Data Format




Figure 2g TDM DSP/PCM Mode A Serial Audio Data Format




Figure 2h TDM DSP/PCM Mode B Serial Audio Data Format



## 7. ELECTRICAL CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS

Continuous operation at or beyond these conditions may permanently damage the device.

PARAMETER	MIN	MAX
Analog Input Voltage Range	AGND-0.3V	AVDD+0.3V
Digital Input Voltage Range	DGND-0.3V	PVDD+0.3V
Operating Temperature Range	-40°C	+85°C
Storage Temperature	-65°C	+150°C

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN	TYP	MAX	UNIT
DVDD	1.6	1.8/3.3	3.6	V
PVDD	1.6	1.8/3.3	3.6	V
AVDD	3.0	3.3	3.6	V

### ADC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS

Test conditions are as the following unless otherwise specify: AVDD=3.3V, DVDD=1.8V, AGND=0V, DGND=0V, Ambient temperature=25°C, Fs=48 KHz, MCLK/LRCK=256.

PARAMETER	MIN	TYP	MAX	UNIT
ADC Performance				
Signal to Noise ratio (A-weight)	97	101	103	dB
THD+N	-93	-90	-87	dB
Channel Separation (1KHz)		TBD		dB
Interchannel Gain Mismatch		TBD		dB
Gain Error			±5	%
Filter Frequency Response				
Passband	0		0.4535	Fs
Stopband	0.5465			Fs
Passband Ripple			±0.05	dB
Stopband Attenuation	70			dB
Analog Input				
Full Scale Input (differential P and N)		2*AVDD/3.3		Vrms
Input Impedance		TBD		KΩ

**DAC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS**

Test conditions are as the following unless otherwise specify: AVDD=3.3V, DVDD=1.8V, AGND=0V, DGND=0V, Ambient temperature=25°C, Fs=48 KHz, MCLK/LRCK=256.

PARAMETER	MIN	TYP	MAX	UNIT
DAC Performance				
Signal to Noise ratio (A-weight)	105	110	112	dB
THD+N	-88	-85	-82	dB
Channel Separation (1KHz)		TBD		dB
Interchannel Gain Mismatch		TBD		dB
Gain Error			±5	%
Filter Frequency Response				
Passband	0		0.4535	Fs
Stopband	0.5465			Fs
Passband Ripple			±0.05	dB
Stopband Attenuation	53			dB
Analog Output				
Full Scale Output (differential P and N)		2*AVDD/3.3		Vrms

**DC CHARACTERISTICS**

PARAMETER	MIN	TYP	MAX	UNIT
Normal Operation Mode				
DVDD=1.8V, PVDD=1.8V, AVDD=1.8V		TBD		mW
Power Down Mode (Note 3)				
DVDD=1.8V, PVDD=1.8V, AVDD=1.8V		0		uA
Digital Voltage Level				
Input High-level Voltage	0.7*PVDD			V
Input Low-level Voltage			0.5	V
Output High-level Voltage		PVDD		V
Output Low-level Voltage		0		V

Note 3: recommend all power supply on, entering low power through control register setting, then stopping input clock.

**SERIAL AUDIO PORT SWITCHING SPECIFICATIONS**

PARAMETER	Symbol	MIN	MAX	UNIT
MCLK frequency			49.2	MHz
MCLK duty cycle		40	60	%
LRCK frequency			100	KHz
LRCK duty cycle (Note 4)		40	60	%
SCLK frequency			26	MHz
SCLK pulse width low	$T_{SCLKL}$	16		ns
SCLK Pulse width high	$T_{SCLKH}$	16		ns
SCLK falling to LRCK edge (master mode only)	$T_{SLR}$		10	ns
LRCK edge to SCLK rising (slave mode only)	$T_{LSR}$	10		ns
SCLK falling to SDOU valid	$T_{SDO}$		11	ns
LRCK edge to SDOU valid (Note 5)	$T_{LDO}$		7	ns
SDIN valid to SCLK rising setup time	$T_{SDIS}$	10		ns
SCLK rising to SDIN hold time	$T_{SDIH}$	10		ns

Note 4: one SCLK period of high time in DSP/PCM modes.

Note 5: only apply to MSB of Left Justified or DSP/PCM mode B.





Figure 3 Serial Audio Port Timing


**I<sup>2</sup>C SWITCHING SPECIFICATIONS (SLOW SPEED MODE/HIGH SPEED MODE)**

PARAMETER	Symbol	MIN	MAX	UNIT
CCLK Clock Frequency	F <sub>CCLK</sub>		100/400	KHz
Bus Free Time Between Transmissions	T <sub>TWID</sub>	4.7/1.3		us
Start Condition Hold Time	T <sub>TWSTH</sub>	4.0/0.6		us
Clock Low time	T <sub>TWCL</sub>	4.7/1.3		us
Clock High Time	T <sub>TWCH</sub>	4.0/0.6		us
Setup Time for Repeated Start Condition	T <sub>TWSTS</sub>	4.7/0.6		us
CDATA Hold Time from CCLK Falling	T <sub>TWDH</sub>		3.45/0.9	us
CDATA Setup time to CCLK Rising	T <sub>TWDS</sub>	0.25/0.1		us
Rise Time of CCLK	T <sub>TWR</sub>		1.0/0.3	us
Fall Time CCLK	T <sub>TWF</sub>		1.0/0.3	us

Figure 4 I<sup>2</sup>C Timing

## 8. PACKAGE (UNIT: MM)

### QFN-24L-3X3(P0.35T0.55) Package Outline Drawing



Item	Symbol	Minimum	Normal	Maximum
Total Thickness	A	0.50	0.55	0.60
Stand Off	A1	0	0.02	0.05
Molding Thickness	A2	---	0.40	---
LF Thickness	A3	0.152 REF		
Lead Width	b	0.12	0.17	0.22
Body Size	D	3 BSC		
	E	3 BSC		
Lead Pitch	e	0.35 BSC		
Exposed Pad Size	D2	1.60	1.70	1.80
	E2	1.60	1.70	1.80
Lead Length	L	0.20	0.30	0.40
Lead tip to Exposed Pad	K	0.35 REF		
Package Edge Tolerance	aaa	0.10		
Molding Flatness	ccc	0.10		
Coplanarity	eee	0.08		
Lead Offset	bbb	0.07		
Exposed Pad Offset	fff	0.10		

## 9. CORPORATE INFORMATION

Everest Semiconductor Co., Ltd.

No. 1355 Jinjihu Drive, Suzhou Industrial Park, Jiangsu, P.R. China, Zip Code 215021

苏州工业园区金鸡湖大道 1355 号国际科技园, 邮编 215021

Email: [info@everest-semi.com](mailto:info@everest-semi.com)



## 10. IMPORTANT NOTICE AND DISCLAIMER

Everest Semiconductor publishes reliable technical information about its products. Information contained herein is subject to change without notice. It may be used by a party at their own discretion and risk. Everest Semiconductor disclaims responsibility for any claims, damages, costs, losses, and liabilities arising out of your use of the information. This publication is not to be taken as a license to operate under any existing patents and intellectual properties.